

THIS SPEC IS OBSOLETE

Spec No: 38-05255

Spec Title: CY7C1069AV33, 2M X 8 STATIC RAM

Replaced by: None



CY7C1069AV33

2M × 8 Static RAM

Features

- High speed □ t_{AA} = 10 ns
- Low active power □ 990 mW (max)
- Operating voltages of 3.3 ± 0.3 V
- 2.0 V data retention
- Automatic power down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE₁ and CE₂ features
- Available in Pb-free 54-pin thin small outline package (TSOP) II package

Logic Block Diagram

Functional Description


The CY7C1069AV33 is a high performance complementary metal oxide semiconductor (CMOS) static RAM organized as 2,097,152 words by 8 bits. Writing to the device is accomplished by enabling the chip (by taking \overline{CE}_1 LOW and \overline{CE}_2 HIGH) and Write Enable (WE) inputs LOW.

<u>Reading</u> from the device is accomplished by enabling the chip $(\overline{CE}_1 \text{ LOW} \text{ and } CE_2 \text{ HIGH})$ as well as forcing the Output Enable (OE) LOW while forcing the WE HIGH. See Truth Table on page 9 for a complete description of Read and Write modes.

The input/output pins (I/O₀ through I/O₇) are placed in a high impedance state when the device is deselected (CE₁ HIGH or CE₂ LOW), the <u>outputs</u> are disabled (OE <u>HIG</u>H), or during a Write operation (CE₁ LOW, CE₂ HIGH, and WE LOW).

The CY7C1069AV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout.

For a complete list of related documentation, click here.



Cypress Semiconductor Corporation Document Number: 38-05255 Rev. *M 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised January 4, 2017



CY7C1069AV33

Contents

| Selection Guide | |
|-------------------------------|--|
| Pin Configuration | |
| Maximum Ratings | |
| Operating Range | |
| DC Electrical Characteristics | |
| Capacitance | |
| AC Test Loads and Waveforms | |
| Data Retention Waveform | |
| AC Switching Characteristics | |
| Switching Waveforms | |
| Truth Table | |
| Ordering Information | |
| Ordering Code Definitions | |

| Package Diagram | 11 |
|---|----|
| Acronyms | 12 |
| Document Conventions | 12 |
| Units of Measure | 12 |
| Document History Page | 13 |
| Sales, Solutions, and Legal Information | 14 |
| Worldwide Sales and Design Support | 14 |
| Products | 14 |
| PSoC® Solutions | 14 |
| Cypress Developer Community | 14 |
| Technical Support | 14 |



Selection Guide

| Description | -10 | Unit |
|------------------------------|-----|------|
| Maximum access time | 10 | ns |
| Maximum operating current | 275 | mA |
| Maximum CMOS standby current | 50 | mA |

Pin Configuration

Figure 1. 54-pin TSOP II pinout ^[1, 2]

| Top View |
|---|
| Top View NC 1 54 NC 106 4 55 USS NC 3 52 NC U06 4 55 U05 U07 6 49 U04 A1 7 48 A5 A2 9 4A A8 A2 9 4A CE 12 43 A0 11 44 A8 A9 VEE 16 39 VEE 16 39 A20 44 10 VEE 16 39 A3 A10 A11 A11 A16 20 35 VCC 23 32 VC2 23 VS3 VC2 24 31 VC2 25 30 VC2 25 30 VC2 27 28 |
| |

Notes
 NC pins are not connected on the die.
 DNU pins have to be left floating or tied to V_{SS} to ensure proper application.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

| Storage temperature | –65 °C to +150 °C |
|--|-------------------|
| Ambient temperature with power applied | –55 °C to +125 °C |
| Supply voltage on V _{CC} to relative GND ^[3] | –0.5 V to +4.6 V |

| DC voltage applied to outpu | ts |
|-----------------------------|---|
| in high Z state [3] | ts –0.5 V to V _{CC} + 0.5 V |
| DC input voltage [3] | –0.5 V to V _{CC} + 0.5 V |
| Current into outputs (LOW) | |

Operating Range

| Range | Ambient Temperature | V _{cc} |
|------------|---------------------|-----------------|
| Commercial | 0 °C to +70 °C | $3.3~V\pm0.3~V$ |
| Industrial | –40 °C to +85 °C | |

DC Electrical Characteristics


Over the Operating Range

| Parameter | Description | Test Conditions | -10 | | Unit |
|------------------|--|--|------|-----------------------|------|
| Parameter | Description | Test Conditions | Min | Max | Unit |
| V _{OH} | Output HIGH voltage | V _{CC} = Min, I _{OH} = -4.0 mA | 2.4 | - | V |
| V _{OL} | Output LOW voltage | $V_{CC} = Min, I_{OL} = 8.0 \text{ mA}$ | - | 0.4 | V |
| V _{IH} | Input HIGH voltage | | 2.0 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW voltage ^[3] | | -0.3 | 0.8 | V |
| I _{IX} | Input leakage current | $GND \leq V_I \leq V_{CC}$ | –1 | +1 | μA |
| I _{OZ} | Output leakage current | $GND \leq V_{OUT} \leq V_{CC}$, Output Disabled | –1 | +1 | μA |
| I _{CC} | V _{CC} Operating supply current | $V_{CC} = Max$, $f = f_{MAX} = 1/t_{RC}$ | - | 275 | mA |
| I _{SB1} | Automatic CE power down current – TTL Inputs | $ \begin{array}{l} CE_2 \leq V_{IL}, \mbox{ Max } V_{CC}, \ensuremath{\overline{CE}_1} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \mbox{ or } V_{IN} \leq V_{IL}, \ensuremath{f} = f_{MAX} \end{array} $ | - | 70 | mA |
| I _{SB2} | Automatic CE power down current – CMOS inputs | $CE_2 \le 0.3 V$, Max V_{CC} , | - | 50 | mA |
| | | | | | |



Capacitance

| Parameter ^[4] | Description | Test Conditions | TSOP II | Unit |
|--------------------------|-------------------|--|---------|------|
| C _{IN} | Input capacitance | T _A = 25 °C, f = 1 MHz, V _{CC} = 3.3 V | 6 | pF |
| C _{OUT} | I/O capacitance | | 8 | pF |



AC Test Loads and Waveforms

Notes

- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). As soon as 1ms (T_{power}) after reaching the minimum operating V_{DD} , normal SRAM operation can begin including reduction in V_{DD} to the data retention (V_{CCDR} , 2.0V) voltage.



AC Switching Characteristics

Over the Operating Range


| Parameter [6] | Description | -1 | 10 | Unit |
|------------------------------|---|-----|-----|------|
| Farameter | Description | Min | Max | Unit |
| Read Cycle | | | | |
| t _{power} | V _{CC} (typical) to the first access ^[7] | 1 | - | ms |
| t _{RC} | Read cycle time | 10 | - | ns |
| t _{AA} | Address to data valid | _ | 10 | ns |
| t _{OHA} | Data hold from address change | 3 | _ | ns |
| t _{ACE} | CE ₁ LOW/CE ₂ HIGH to data valid | _ | 10 | ns |
| t _{DOE} | OE LOW to data valid | - | 5 | ns |
| t _{LZOE} | OE LOW to low Z ^[8] | 1 | - | ns |
| t _{HZOE} | OE HIGH to high Z ^[8] | _ | 5 | ns |
| t _{LZCE} | CE ₁ LOW/CE ₂ HIGH to low Z ^[8] | 3 | - | ns |
| t _{HZCE} | CE ₁ HIGH/CE ₂ LOW to high Z ^[8] | _ | 5 | ns |
| t _{PU} | CE ₁ LOW/CE ₂ HIGH to power up ^[9] | 0 | - | ns |
| t _{PD} | CE ₁ HIGH/CE ₂ LOW to power down ^[9] | _ | 10 | ns |
| Write Cycle ^{[9, 7} | 10] | | | |
| t _{WC} | Write cycle time | 10 | - | ns |
| t _{SCE} | CE ₁ LOW/CE ₂ HIGH to write end | 7 | - | ns |
| t _{AW} | Address setup to write end | 7 | - | ns |
| t _{HA} | Address hold from write end | 0 | - | ns |
| t _{SA} | Address setup to write start | 0 | - | ns |
| t _{PWE} | WE pulse width | 7 | - | ns |
| t _{SD} | Data setup to write end | 5.5 | - | ns |
| t _{HD} | Data hold from write end | 0 | - | ns |
| t _{LZWE} | WE HIGH to low Z ^[8] | 3 | | ns |
| t _{HZWE} | WE LOW to high Z ^[8] | - | 5 | ns |

Notes

- Notes
 6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
 7. This part has a voltage regulator which steps down the voltage from 3V to 2V internally. t_{power} time has to be provided initially before a Read/Write operation is started.
 8. t_{HZOE}, t_{HZCE}, t_{HZWE} and t_{LZOE}, t_{LZCE}, and t_{LZVE} are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage.
 9. These parameters are guaranteed by design and are not tested.
 10. The internal Write time of the memory is defined by the overlap of CE₁ LOW/CE₂ HIGH, and WE LOW. CE₁ and WE must be LOW along with CE₂ HIGH to initiate a Write, and the transition of any of these signals can terminate the Write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the Write. that terminates the Write.



Switching Waveforms



Notes 11. <u>Device</u> is continuously selected. $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$. 12. WE is HIGH for Read cycle. 13. Address valid prior to or coincident with \overline{CE}_1 transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)




Figure 6. Write Cycle No. 1 ($\overline{\text{CE}}_1$ Controlled) ^[14, 15, 16]

Notes

14. Data I/O is high-impedance if $\overline{OE} = V_{IH}$. 15. If \overline{CE}_1 goes HIGH/CE₂ LOW simultaneously with \overline{WE} going HIGH, the output remains in a high–impedance state. 16. \overline{CE} above is defined as a combination of \overline{CE}_1 and CE_2 . It is active low.



Truth Table


| CE ₁ | CE ₂ | OE | WE | I/O ₀ –I/O ₇ | Mode | Power |
|-----------------|-----------------|----|----|------------------------------------|----------------------------|----------------------------|
| Н | Х | Х | Х | High Z | Power down | Standby (I _{SB}) |
| Х | L | Х | X | High Z | Power down | Standby (I _{SB}) |
| L | Н | L | Н | Data Out | Read all bits | Active (I _{CC}) |
| L | Н | Х | L | Data In | Write all bits | Active (I _{CC}) |
| L | Н | Н | Н | High Z | Selected, outputs disabled | Active (I _{CC}) |



Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|--------------------|--------------------|--------------------------|--------------------|
| 10 | CY7C1069AV33-10ZXC | 51-85160 | 54-pin TSOP II (Pb-free) | Commercial |

Ordering Code Definitions








Package Diagram

Figure 8. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Package Outline, 51-85160





Acronyms

| Acronym | Description | | | |
|---------|---|--|--|--|
| CE | Chip Enable | | | |
| CMOS | Complementary Metal Oxide Semiconductor | | | |
| I/O | Input/Output | | | |
| OE | Output Enable | | | |
| SRAM | Static Random Access Memory | | | |
| TSOP | Thin Small Outline Package | | | |
| TTL | Transistor-Transistor Logic | | | |
| WE | Write Enable | | | |
| | | | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | | |
|--------|-----------------|--|--|--|
| °C | degree Celsius | | | |
| MHz | megahertz | | | |
| μA | microampere | | | |
| mA | milliampere | | | |
| ms | millisecond | | | |
| mV | millivolt | | | |
| mW | milliwatt | | | |
| ns | nanosecond | | | |
| % | percent | | | |
| pF | picofarad | | | |
| V | volt | | | |
| W | watt | | | |



Document History Page

| Rev. | ECN No. | Submission Date | Orig. of Change | Description of Change |
|------|---------|--------------------|--------------------|---|
| ** | 113724 | 03/27/02 | NSL | New data sheet |
| *A | 117060 | 07/31/02 | DFP | Removed 15-ns bin |
| *B | 117990 | 08/30/02 | DFP | Added 8-ns bin Changing I_{CC} for 8, 10, 12 bins t_{power} changed from 1 μ s to 1 ms Load Cap Comment changed (for Tx line load) t_{SD} changed to 5.5 ns for the 10-ns bin Changed some 8-ns bin #'s (t_{HZ} , t_{DOE} , t_{DBE}) Removed hz < Iz comments |
| *C | 120385 | 11/13/02 | DFP | Final data sheet Added note 4 to "AC Test Loads and Waveforms" and note 7 to t _{pu} and t _{pc} Updated Input/Output Caps (for 48-ball BGA only) to 8 pF/10 pF and for th 54-pin TSOP to 6/8 pF |
| *D | 124441 | 2/25/03 | MÈG | Changed I _{SB1} from 100 mA to 70 mA Shaded the 48-ball FBGA product offering information |
| *E | 403984 | See ECN | NXR | Changed the Logic Block Diagram On page # 1 Added notes under Pin Configuration Changed the Package diagram of 51-85162 from Rev *A to Rev *D Changed 48-ball FBGA to 60-ball FBGA in Pin Configuration Updated the Ordering Information |
| *F | 492137 | See ECN | NXR | Removed 8 ns speed bin from product offering Changed the description of I_{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information |
| *G | 2784946 | 10/12/2009 | VKN / PYRS | Updated template Corrected typo in footnote 9 Updated Ordering Information table |
| *H | 2897049 | 03/25/10 | AJU | Removed inactive parts from the ordering information table. Updated package diagrams. |
| * | 2950666 | 06/11/2010 | VKN | Removed 12 ns speed bin, Removed 60-ball FBGA package Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions. Added Acronyms. |
| *J | 3096933 | 11/29/2010 | PRAS | Added Units of Measure. Minor edits. Updated to new template. |
| *K | 4214675 | 12/09/2013 | VINI | Updated Package Diagram: spec 51-85160 – Changed revision from *A to *D. Updated to new template. Completing Sunset Review. |
| *L | 4574377 | 11/19/2014 | VINI | Updated Functional Description: Added "For a complete list of related documentation, click here." at the en Updated Package Diagram: spec 51-85160 – Changed revision from *D to *E. |
| *M | 5574052 | 01/04/2017 | VINI | Obsolete document. Completing Sunset Review. |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

 Automotive
 cypre

 Clocks & Buffers
 interface

 Interface
 cypre

 Lighting & Power Control
 cypre

 Memory
 cy

PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/memory cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2002-2017. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05255 Rev. *M

Revised January 4, 2017

All products and company names mentioned in this document may be the trademarks of their respective holders.